In this work, we present the analysis of a built-in self-test (BIST) scheme for mixed-signal circuits that is intended to provide on-chip stimulus generation and response analysis. Based on the sigma-delta modulation principle, the proposed scheme can produce high-quality stimuli and obtain accurate measurements without the need of precise analog circuitry. Numerical simulations are conducted to validate our idea and the results show that the scheme is a promising BIST approach for mixed-signal circuits.
I. INTRODUCTION
Testing of analog circuits has been a costly process because of the limited access to the analog parts and expensive automatic test equipment (ATE) required to perform functional testing. The situation has become worse due to the trend of integrating various digital and analog cores onto a single systemon-chip (SOC), in which testing the analog parts becomes the bottleneck of production testing.
To resolve the problem, various design for testability (Dfl) and BIST approaches for mixed signal systems have been proposed. They either increase the controllability and observability of the circuit under test (CUT) [1, 21 or provide the capability of on-chip stimulus generation and signal analysis [3, 4, 5, 6, 7, 81. In [3] , the authors present a BIST scheme for a signal-to-noise ratio (SNR), gain tracking, and frequency response test of a sigma-delta analog-to-digital converter (ADC); however, the on-chip digital-to-analog converter (DAC) for sine-wave generation, and the digital signal processing unit able to perform the desired analysis are not always available. Implicit functional testing [4] uses the random patterns from LFSR (usually appears as part of the digital BIST structure) as the test stimuli; however, the on-chip or external DAC and ADC are needed for D/A and A/D conversions.
The oscillation BIST scheme in [5] converts the circuit under test to a circuit that oscillates. However, the BIST circuitry in general cannot be shared among different CUT'S. The sigmadelta modulated oscillator in [7] provides a digital solution to high quality on-chip sinusoidal stimuli. The main disadvantage is the area overhead of the oscillator. The on-chip signal measurement approaches in [6, 81 rely on accurate reference voltages and may suffer from process variations. The proposed BIST scheme in this paper employs the oversampling EA modulation principle for both stimulus generation and response analysis, and, as will be clear latter, can achieve highquality stimuli and measurements without stringent hardware requirement. The objective of this paper is to provide the theoretical analysis foundation of the BIST scheme and to validate the idea with numerical simulations.
For stimulus generation, there have been some works [3, 7, 9 , 101 that utilize the EA modulation technique. Among the works, the idea of periodic application of software generated single or multi-bit EA modulated digital bit streams [9, 101 to a low-resolution single or multi-bit DAC followed by a hightolerance analog filter is of particular interest. The advantages of this approach include:
The required BIST circuitry, i.e., the DAC and the filter, that converts the digital bit streams to analog signals does not have to be very accurate and can use simple and relatively high-tolerance analog components.
0 Various band-limited analog signals can be generated by applying different digital streams and thus without hardware modification.
To achieve higher stimulus quality, multi-bit digital streams are preferable to single-bit ones (each additional bit in the DAC increases the SNR by approximately 6 dB); however, the need for measuring the transfer function of the multi-bit DAC to ensure the stimulus quality [ 111 makes it difficult for BIST application. Our contribution in this work is to provide a calibration method that utilizes on-chip resources to measure the transfer function of the multi-bit DAC. With the transfer function, the software multi-bit EA encoder can compensate for the DAC imperfection, e.g., the offset voltage error, the differential and integral nonlinearity, and gain error. The resulting digital bit streams, after passing the DAC and the analog filter, will produce high quality analog signal. Thus, high quality test stimuli can be generated without stringent requirement on the on-chip DAC.
For on-chip response analysis, previous works in 16, 81 rely on accurate analog reference voltages, which is either from external sources or on-chip circuitry, to compare against the signal to be analyzed. Although on-chip reference voltages are preferred as a BIST solution, they are vulnerable to process variation, and their inaccuracies have direct impact on the measurement quality. We resolve this problem by first converting the analog signals into one-bit digital streams by a one-bit EA The proposed scheme is more immune from analog imperfection because the oversampling one-bit EA encoder relaxes the need for precise analog circuit by using a much higher sampling frequency than the Nyquist frequency, and, in its simplest form, the encoder can be constructed with an integrator and a comparator.
For digital signal processing, we focus on (1) the measurement of DC signal value, and (2) the discrete Fourier transform for AC analysis (the outputs of the discrete Fourier transform allow one to derive AC information like frequency response, S N R , gain, etc.) We use the comb filter, which is simple and widely employed in signal processing, for DC measurements, and analyze the required testing time to arrive at the desired accuracy. We also propose a D f f approach that can further reduce the testing time. For AC measurement, we investigate the trade off among hardware, testing time, and measurement errors for discrete Fourier transform. A series of numerical simulation is conducted to validate our idea-the frequency spectrum of a multi-tone signal is computed and the amplitude errors range from 0.02 to 0.06 dB. This paper is organized as follows. We will first show the overall BIST architecture in Section 11. Then, techniques and issues of stimulus generation and response analysis are discussed in Section I11 and IV, respectively. Finally, we conclude the work in Section V. Fig. 1 depicts the proposed BIST architecture. The required BIST circuitry includes stimulus generator (the left shaded box), the BIST control logic, the signal processing unit (the right shaded box), and the analog switches surrounding the CUT'S.
THE BIST ARCHITECTURE
digital bit streams The source that provides digital bit streams for stimulus generation (Sig) and response analysis ( R e f ) . In practice, this can be implemented by onchip storage, digital signal processing unit, or is simply the interface to external digital stream sources. sig-se1 selects the desired bit streams depending on the application and will be discussed latter.
DAC A low-resolution DAC that converts digital bit streams to discrete, continuous analog signals. It can be shared with an on-chip DAC (using only a few of its output levels) or could be dedicated BIST circuitry if no on-chip DAC is available.
LPF An analog low pass filter that removes the modulation noise in the DAC output and thus restores the test stimuli. When testing the BIST structure, pass may be set to active to bypass the filter.
1-bit EA encoder An AID converter that encodes its input
analog signal into a one-bit digital bit stream. The encoder, often used in modern ADC's, can be from an onchip ADC or is implemented as dedicated BIST circuitry if not available.
comb A digital comb filter that realizes the integrute-unddump function. When supplied with input sequence xi at sampling rate f s , the output sequence Yk of the comb
where D is the decimation factor of the comb filter.
Its control signals comb-ctrl include (1) the decimation factor D , (2) comb-reset which initializes its internal storage elements to zero, (3) comb-neg which, when activated, inverts its input bit stream, and (4) the comb-enable signal.
multiply & add Consisting of digital circuits that realize the multiply-and-add function for discrete Fourier transform.
The dsp-ctrl control signal consists of (1) d s p r e s e t which resets its internal storage, and (2) dsp-enable which enables the unit. The "multiply & add" block can be implemented in software using on-chip processor core.
The necessary area overhead of the proposed scheme is the BIST control logic and the analog switches that select the circuit to be tested. Most of the other BIST resources are commonly found in modern mixed-signal designs. The basic idea is as follows: First, the desired analog signal is applied to a software EA encoder and a selected portion of the encoder's output is stored. Then, to restore the original signal, the stored portion is applied periodically to a DAC followed by a low-pass filter to remove the modulation noise. Depending on the available on-chip DAC, the software encoder generates either single or multi-bit digital streams. Although multi-bit streams are favored for their higher in-band SNR, that the encoder should be configured to use the DAC's real (instead of the ideal) transfer function to ensure the quality of the restored signal makes it difficult for BIST application because the onchip response analyzer cannot be validated without a reliable signal source! Assume that the DAC can generate at least two reliable output levels. The combined procedure for measuring the transfer function of the low-resolution DAC and testing the analog parts of the BIST structure (digital parts can be tested with standard digital testing approaches) consists of the following steps:
Pre-processing The software encoder is configured to use only two output levels of the DAC and generates the required waveforms for testing the on-chip one-bit EA encoder.
Testing the 1-bit EA modulator First, puss and cutsel are set such that the DAC output is directed to the EA encoder without passing LPF and any CUT. Then, one can apply the desired test stimuli to validate the encoder. Note that LPF can be by-passed here due to the low-pass nature of the encoder.
Testing the LPF The digital bit streams for testing the LPF are selected and bypass the CUT's. The outputs are then analyzed to validate the LPF.
Characterizing the DAC Each time, a fixed digital pattern is applied to the DAC and the corresponding output level is measured.
Stimulus generation
The transfer function of the DAC is then incorporated into the software encoder to generate the desired multi-bit EA encoded streams for testing the CUT's.
Iv. RESPONSE ANALYSIS In this section, we will discuss how to use a first-order onebit EA encoder to convert analog signals into digital singlebit streams and how to extract from these streams various DC and AC characteristics. Higher order encoders in general exhibit better performance at the price of reduced dynamic range. Fig. 2(a) shows the block diagram of a first-order EA encoder, and Fig. 2(b) is its corresponding discrete-time model. Our analysis is based on the discrete-time model which can be described by the difference equations
where xi is the discrete time sample of the encoder input at sampling rate fs, ui is the state of the encoder and the binary quantizer is defined by
Note that the quantizer outputs +b and -b correspond to the encoder outputs 1 and 0, respectively.
To extract either DC or AC information of the original signal, a digital comb (or integrate-and-dump) filter is employed to attenuate the modulation noise in the single-bit digital stream from the encoder. The comb filter is described by Eq. 1 and is considered here because of its simplicity (can be implemented with an up/down counter and a register. Let's first summarize the operation of the EA encoder with DC input w: 
In either case, the claim is true.
Based on Lemma 1, the accuracy shown in Eq. 2 can be achieved if one enables the comb filter after a sign change (from 1 to 0 or 0 to 1) of the encoder output is observed. This can be controlled by the BIST control logic and comb-ctrl signal (Fig. 1) .
The above method assumes no control over the internal state of the 1-bit EA encoder. In fact, a better performance can be achieved if the encoder has the D f f feature that allows one to set its state to desired values. A more detailed description of the modulation error is ( [12] ) (4) which, compared to Eq. 2, stands for half the error, or equivalently, half the testing time for a given E. The block diagram of the encoder (Fig. 2(a) ) indicates that this is equivalent to setting the state of the integrator to be the same as the input value. Note that in this case, one does not have to wait for the encoder's output change to enable the comb filter.
A. 1
The DC measurement procedure following steps:
The procedure for measuring a DC value U consists of the 1. Compute D according to Eq. 2 or Eq. 4 depending on if one can control the value of the encoder's internal state.
2.
3. 4. 5.
6.
Set sig-se1 to select the digital bit stream for the desired test stimulus. Set cut-se1 to select the CUT. Reset the comb filter's storage to zero. Enable the comb filter upon the detection of the first sign change of the encoder output or after one sets the internal state of the encoder to U. The estimation of U is at the output of the comb filter after D cycles.
To measure the difference between two DC values, say u1 and u2, which is usually used in static tests for DAC's, the above procedure is executed twice. Note that, in the second run when 112 is applied, we skip the fourth step and set the comb-neg control signal to invert the filter's input and thus obtain u1 -u2 after another D cycles.
A.2 Numerical simulation
In Fig. 3 , we show the numerical results for DC measurements with the settings b = 1 and E = 0.001 for different U'S (Iul < 1). The horizontal and vertical axes represent the input value U and the measurement error 6 -U, respectively, and the two horizontal dashed lines correspond to * E . The solid line corresponds to "wait" for the sign change ( D = 2 b /~ = 2000), and the dotted line corresponds to "preset" the state of the integrator to U ( D = b/c = 1000). In the "wait" experiment, the encoder's initial state is a random variable between -2b and f 2 b . It can be seen that both methods accomplish the desired accuracy; however, the "preset" technique requires only half the testing time.
B. AC measurements
For AC signal measurements, we focus on the efficient implementation of the discrete Fourier transform. The frequency spectrum of the AC signal can be built with multiple runs of discrete Fourier transform, and one can derive other AC characteristics e.g., gain and SNR, from the knowledge of the frequency spectrum. In the following analysis, we assume that the principle of coherent sampling [ 131 is followed.
Let vi, ci, si (i = 0, I,. . . , N -1) be the signal to be analyzed, the reference sine and cosine signals (at frequency f and unity amplitude), respectively. (vi, ci, si are sampled at the same rate fs.) Then the signal amplitude of v at f = kf, (de- 
can be obtained with two runs of cross correlation:
In our BIST scheme, vi corresponds to the output of the comb filter, while ci and si are stored in "digital bit streams". Since N , the length of the sequence to be analyzed, is known, one can reduce Eq. 5 and 6 to sum of product which can be performed by "multiply & add" (the 2 / N factor instead appears in the acceptable range.) Also, in most applications where signal power is of interest, the square root operation in Eq. 7 is not needed.
To compute the gain of the CUT, one run of discrete Fourier transform at the signal frequency is sufficient. For gain tracking, the signal power within the signal band of interest is computed with multiple runs of discrete Fourier transform. For SNR calculation, sum of the noise power in the signal band is obtained with multiple runs of discrete Fourier transform (note that the "multiply & add" is reset only at the first run.)
B.2 Numerical simulation
Using the same setup as the previous example, we conduct the following simulations to validate the response analysis scheme. The test signal we use contains three tones-5fp, 11 f,, and 13 f p , where f, = fs/4096.
In Fig. 4 , we compare the the spectra corresponding to the "original" signal and EA modulated signal (denoted by"1imit" because this is the best one can obtain.) The horizontal axis is the frequency normalized by f,, and the vertical axis is the signal amplitude in dB. One can see that after the signal is modulated by the EA modulator, the noise floor rises. The noise floor can be lowered by increasing the sampling rate fs .
In Fig. 5 , the spectra obtained using different combinations of D and ci, si are shown. The setup "limit" is the same as that in Fig. 4) , and is shown here for comparison purpose. For all the other configurations, the setup is as follows:
e The signal to be analyzed is modulated by the CA modulator into 1-bit stream.
For all the configurations, the amplitude errors for the three signal tones (the three spikes in the spectrum) are small with a maximum of 0.062dB. However, the "D=8" configuration results in the highest noise floor. In terms of the required hardware, the configurations "8-bit"-"float" can be realized with an adder able to perform the additiodsubtraction at the speed fs, and 2N samples of the reference signals are required, which corresponds to 16N bits for the "8-bit" configuration. On the other hand, the "D=8" configuration needs a 4-bit multiplier and an adder running at a lower speed f s / 8 . 2 N / D samples of the reference signals must be stored, which corresponds to N/4 bits. The choice of configuration depends on the available hardware resource, the allowed area overhead, and the required test accuracy. 
V. CONCLUSION
We propose a EA modulation based BIST scheme for mixed-signal SOC's. For stimulus generation, an on-chip selfcalibration method is presented. For DC value measurement, we provide methods to achieve any desired level of measurement accuracy, and for AC analysis, we analyze the accuracy corresponding to different frequencies, and decimation ratios. The results are validated by numerical simulation. We will further investigate on improving the performance of our techniques, and validate our ideas with hardware implementation.
